Sumbangan 15 hb September 2024 – 1 hb Oktober 2024 Mengenai pengumpulan sumbangan

Generating hardware assertion checkers: for hardware...

Generating hardware assertion checkers: for hardware verification, emulation, post-fabrication debugging and on-line monitoring

Marc Boulé, Zeljko Zilic
0 / 5.0
0 comments
Sukakah anda buku ini?
Bagaimana kualiti fail ini?
Muat turun buku untuk menilai kualitinya
Bagaimana kualiti fail yang dimuat turun?

Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity.

This is the first book that presents an “under-the-hood” view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.

Kategori:
Tahun:
2008
Penerbit:
Springer
Bahasa:
english
Halaman:
288
ISBN 10:
1402085850
ISBN 13:
9781402085857
Fail:
PDF, 5.00 MB
IPFS:
CID , CID Blake2b
english, 2008
Baca dalam Talian
Penukaran menjadi sedang dijalankan
Penukaran menjadi gagal

Istilah utama